uvm test中用run_phase同时driver中用main_phase的报错
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1251) @ 9200000000000: reporter [PH_TIMEOUT] Default timeout of 9200000000000 hit, indicating a probable testbench issue
版权声明：本文为weixin_39060517原创文章，遵循CC 4.0 BY-SA版权协议，转载请附上原文出处链接和本声明。